"A 16-nm 784-Core Digital Signal Processor Array, Assembled as a 2 × ..."

Sumeet Singh Nagi et al. (2023)

> Home

Details and statistics

DOI: 10.1109/JSSC.2022.3212685

access: closed

type: Journal Article

metadata version: 2023-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NagiRSLIM23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NagiRSLIM23
Sumeet Singh Nagi, Uneeb Rathore, Krutikesh Sahoo, Tim Ling, Subramanian S. Iyer, Dejan Markovic:
A 16-nm 784-Core Digital Signal Processor Array, Assembled as a 2 × 2 Dielet With 10-μm Pitch Interdielet I/O for Runtime Multiprogram Reconfiguration. IEEE J. Solid State Circuits 58(1): 111-123 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.