"A 7.2 GSa/s, 14 Bit or 12 GSa/s, 12 Bit Signal Generator on a Chip in a ..."

Frank Van de Sande et al. (2012)

> Home

Details and statistics

DOI: 10.1109/JSSC.2012.2185172

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SandeLDHABAPMRWJLWP12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SandeLDHABAPMRWJLWP12
Frank Van de Sande, Nico Lugil, Filip Demarsin, Zeger Hendrix, Alvin Andries, Peter Brandt, William Anklam, Jeffery S. Patterson, Brian Miller, Michael Rytting, Mike Whaley, Bob Jewett, Jacky Liu, Jake Wegman, Ken Poulton:
A 7.2 GSa/s, 14 Bit or 12 GSa/s, 12 Bit Signal Generator on a Chip in a 165 GHz f_T BiCMOS Process. IEEE J. Solid State Circuits 47(4): 1003-1012 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.