"A 1.2 V 20 nm 307 GB/s HBM DRAM With At-Speed Wafer-Level IO Test Scheme ..."

Kyomin Sohn et al. (2017)

Details and statistics

DOI: 10.1109/JSSC.2016.2602221

access: closed

type: Journal Article

metadata version: 2020-08-30

a service of  Schloss Dagstuhl - Leibniz Center for Informatics