"A Digital Intensive Fractional-N PLL and All-Digital Self-Calibration Schemes."

Ping-Ying Wang et al. (2009)

> Home

Details and statistics

DOI: 10.1109/JSSC.2009.2022304

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/WangZCC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WangZCC09
Ping-Ying Wang, Jing-Hong Conan Zhan, Hsiang-Hui Chang, Hsiu-Ming (Sherman) Chang:
A Digital Intensive Fractional-N PLL and All-Digital Self-Calibration Schemes. IEEE J. Solid State Circuits 44(8): 2182-2192 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.