Stop the war!
Остановите войну!
for scientists:
default search action
"Characterizing a RISC-V SRAM-based FPGA implementation against Single ..."
Alexis Ramos, Juan Antonio Maestro, Pedro Reviriego (2017)
- Alexis Ramos, Juan Antonio Maestro, Pedro Reviriego:
Characterizing a RISC-V SRAM-based FPGA implementation against Single Event Upsets using fault injection. Microelectron. Reliab. 78: 205-211 (2017)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.