"An Optimum Architecture for Continuous-Flow Parallel Bit Reversal."

Chen Cheng, Feng Yu (2015)

> Home

Details and statistics

DOI: 10.1109/LSP.2015.2470519

access: closed

type: Journal Article

metadata version: 2022-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/spl/ChengY15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/spl/ChengY15
Chen Cheng, Feng Yu:
An Optimum Architecture for Continuous-Flow Parallel Bit Reversal. IEEE Signal Process. Lett. 22(12): 2334-2338 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.