"EDT Bandwidth Management in SoC Designs."

Jakub Janicki et al. (2012)

> Home

Details and statistics

DOI: 10.1109/TCAD.2012.2205385

access: closed

type: Journal Article

metadata version: 2025-05-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/JanickiKMMRT12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/JanickiKMMRT12
Jakub Janicki, Mark Kassab, Grzegorz Mrugalski, Nilanjan Mukherjee, Janusz Rajski, Jerzy Tyszer:
EDT Bandwidth Management in SoC Designs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(12): 1894-1907 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.