"PEDSA: High-Throughput Pipeline-Based FPGA Accelerator for Convolutional ..."

Yuxian Jiang et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TCAD.2024.3485571

access: closed

type: Journal Article

metadata version: 2025-05-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/JiangLZWC25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/JiangLZWC25
Yuxian Jiang, Zhan Li, Zhihan Zhang, Hao Wang, Sheng Chang:
PEDSA: High-Throughput Pipeline-Based FPGA Accelerator for Convolutional Encoder-Decoder Segmentation Networks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 44(4): 1326-1339 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.