"Realization and Hardware Implementation of Gating Units for Long ..."

Tresa Joseph, T. S. Bindiya (2023)

> Home

Details and statistics

DOI: 10.1109/TCAD.2023.3293045

access: closed

type: Journal Article

metadata version: 2023-12-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/JosephB23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/JosephB23
Tresa Joseph, T. S. Bindiya:
Realization and Hardware Implementation of Gating Units for Long Short-Term Memory Network Using Hyperbolic Sine Functions. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(12): 5141-5145 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.