Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Impact of Local Interconnects on Timing and Power in a High Performance ..."

Rupesh S. Shelar, Marek Patyra (2013)

> Home

Details and statistics

DOI: 10.1109/TCAD.2013.2266404

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ShelarP13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ShelarP13
Rupesh S. Shelar, Marek Patyra:
Impact of Local Interconnects on Timing and Power in a High Performance Microprocessor. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(10): 1623-1627 (2013)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.