"An 8-Bit 2.1-mW 350-MS/s SAR ADC With 1.5 b/cycle Redundancy in 65-nm CMOS."

Dengquan Li et al. (2020)

Details and statistics

DOI: 10.1109/TCSII.2020.2968457

access: closed

type: Journal Article

metadata version: 2020-12-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics