"Analysis of PLL clock jitter in high-speed serial links."

Pavan Kumar Hanumolu et al. (2003)

> Home

Details and statistics

DOI: 10.1109/TCSII.2003.819121

access: closed

type: Journal Article

metadata version: 2021-06-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/HanumoluCMWM03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/HanumoluCMWM03
Pavan Kumar Hanumolu, Bryan Casper, Randy Mooney, Gu-Yeon Wei, Un-Ku Moon:
Analysis of PLL clock jitter in high-speed serial links. IEEE Trans. Circuits Syst. II Express Briefs 50(11): 879-886 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.