"A 1.5 V 2 GS/s 82.1 dB-SFDR Track and Hold Circuit Based on the ..."

Junyoung Jang, Youngcheol Chae, Tae Wook Kim (2022)

> Home

Details and statistics

DOI: 10.1109/TCSII.2022.3204031

access: closed

type: Journal Article

metadata version: 2022-12-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/JangCK22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/JangCK22
Junyoung Jang, Youngcheol Chae, Tae Wook Kim:
A 1.5 V 2 GS/s 82.1 dB-SFDR Track and Hold Circuit Based on the Time-Divided Post-Distortion Cancelation Technique. IEEE Trans. Circuits Syst. II Express Briefs 69(12): 4719-4723 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.