"Comprehensive Reliability-Aware Statistical Timing Analysis Using a ..."

Taizhi Liu, Chang-Chih Chen, Linda Milor (2018)

> Home

Details and statistics

DOI: 10.1109/TETC.2016.2588724

access: closed

type: Journal Article

metadata version: 2020-05-15

- view
  authority control:
- export record
  dblp key:
  - journals/tetc/LiuCM18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tetc/LiuCM18
Taizhi Liu, Chang-Chih Chen, Linda Milor:
Comprehensive Reliability-Aware Statistical Timing Analysis Using a Unified Gate-Delay Model for Microprocessors. IEEE Trans. Emerg. Top. Comput. 6(2): 219-232 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.