![](https://dblp.org/img/logo.ua.320x120.png)
![](https://dblp.org/img/dropdown.dark.16x16.png)
![](https://dblp.org/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.org/img/search.dark.16x16.png)
![search dblp](https://dblp.org/img/search.dark.16x16.png)
default search action
"A 2.3-ps RMS Resolution Time-to-Digital Converter Implemented in a ..."
Tengjie Sui et al. (2019)
- Tengjie Sui, Zhixiang Zhao
, Siwei Xie, Yangze Xie, Yanyan Zhao, Qiu Huang
, Jianfeng Xu
, Qiyu Peng
:
A 2.3-ps RMS Resolution Time-to-Digital Converter Implemented in a Low-Cost Cyclone V FPGA. IEEE Trans. Instrum. Meas. 68(10): 3647-3660 (2019)
![](https://dblp.org/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.