"Optimal dynamic data layouts for 2D FFT on 3D memory integrated FPGA."

Ren Chen, Shreyas G. Singapura, Viktor K. Prasanna (2017)

> Home

Details and statistics

DOI: 10.1007/S11227-016-1772-1

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tjs/ChenSP17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tjs/ChenSP17
Ren Chen, Shreyas G. Singapura, Viktor K. Prasanna:
Optimal dynamic data layouts for 2D FFT on 3D memory integrated FPGA. J. Supercomput. 73(2): 652-663 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.