"Low-latency and energy-efficient FPGA accelerator for sparse neural ..."

Jinyi Li et al. (2025)

> Home

Details and statistics

DOI: 10.1007/S11227-025-07909-0

access: closed

type: Journal Article

metadata version: 2025-10-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tjs/LiCYHL25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tjs/LiCYHL25
Jinyi Li, Yuchen Chen, Xiaofeng Yang, Hengrui Hu, Shengli Lu:
Low-latency and energy-efficient FPGA accelerator for sparse neural networks in edge LiDAR-based 3D object detection. J. Supercomput. 81(15): 1423 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.