"A High-Performance Pixel-Level Fully Pipelined Hardware Accelerator for ..."

Zhan Li et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TNNLS.2024.3423664

access: closed

type: Journal Article

metadata version: 2025-10-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tnn/LiZHMSLWHC25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tnn/LiZHMSLWHC25
Zhan Li, Zhihan Zhang, Jie Hu, Qunkang Meng, Xingyu Shi, Jun Luo, Hao Wang, Qijun Huang, Sheng Chang:
A High-Performance Pixel-Level Fully Pipelined Hardware Accelerator for Neural Networks. IEEE Trans. Neural Networks Learn. Syst. 36(5): 7970-7983 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.