Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Parallel simulation of chip-multiprocessor architectures."

Matthew C. Chidester, Alan D. George (2002)

> Home

Details and statistics

DOI: 10.1145/643114.643116

access: closed

type: Journal Article

metadata version: 2018-11-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tomacs/ChidesterG02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tomacs/ChidesterG02
Matthew C. Chidester, Alan D. George:
Parallel simulation of chip-multiprocessor architectures. ACM Trans. Model. Comput. Simul. 12(3): 176-200 (2002)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.