"Built-in redundancy analysis for memory yield improvement."

Chih-Tsun Huang et al. (2003)

> Home

Details and statistics

DOI: 10.1109/TR.2003.821925

access: closed

type: Journal Article

metadata version: 2023-10-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tr/HuangWLW03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tr/HuangWLW03
Chih-Tsun Huang, Chi-Feng Wu, Jin-Fu Li, Cheng-Wen Wu:
Built-in redundancy analysis for memory yield improvement. IEEE Trans. Reliab. 52(4): 386-399 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.