"A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs."

Jianchao Lu, Ying Teng, Baris Taskin (2012)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2011.2147339

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LuTT12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LuTT12
Jianchao Lu, Ying Teng, Baris Taskin:
A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs. IEEE Trans. Very Large Scale Integr. Syst. 20(6): 1002-1011 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.