"Serial and Parallel FPGA-based Variable Block Size Motion Estimation ..."

Brian M. H. Li, Philip Heng Wai Leong (2008)

> Home

Details and statistics

DOI: 10.1007/S11265-007-0143-9

access: closed

type: Journal Article

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/LiL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/LiL08
Brian M. H. Li, Philip Heng Wai Leong:
Serial and Parallel FPGA-based Variable Block Size Motion Estimation Processors. J. Signal Process. Syst. 51(1): 77-98 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.