"Energy-efficient Hardware Architecture and VLSI Implementation of a ..."

Yongtao Wang et al. (2010)

> Home

Details and statistics

DOI: 10.1007/S11265-008-0323-2

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/WangMCCPJR10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/WangMCCPJR10
Yongtao Wang, Hamid Mahmoodi, Lih-Yih Chiou, Hunsoo Choo, Jongsun Park, Woopyo Jeong, Kaushik Roy:
Energy-efficient Hardware Architecture and VLSI Implementation of a Polyphase Channelizer with Applications to Subband Adaptive Filtering. J. Signal Process. Syst. 58(2): 125-137 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.