"Analysis and Design of a Low-Voltage Low-Power High SNDR Current-Mode ..."

Fei Yu et al. (2024)

> Home

Details and statistics

DOI: 10.1007/S11277-024-11444-1

access: closed

type: Journal Article

metadata version: 2024-07-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/wpc/YuGCD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/wpc/YuGCD24
Fei Yu, Lei Gao, Shuo Cai, Sichun Du:
Analysis and Design of a Low-Voltage Low-Power High SNDR Current-Mode Sample and Hold Circuit Based on CMOS Technology. Wirel. Pers. Commun. 137(1): 615-629 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.