"A technique for reducing power consumption of wire delay tolerant cache ..."

Alessandro Bardine (2009)

> Home

Details and statistics

DOI: —

access: closed

type: Book or Thesis

metadata version: 2023-03-27

- view
  - electronic edition @ unipi.it
  - electronic edition @ sbn.it
- export record
  dblp key:
  - phd/it/Bardine09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/it/Bardine09
Alessandro Bardine:
A technique for reducing power consumption of wire delay tolerant cache memories. University of Pisa, Italy, 2009

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.