callback( { "result":{ "query":":facetid:toc:\"db/conf/cases/cases2018.bht\"", "status":{ "@code":"200", "text":"OK" }, "time":{ "@unit":"msecs", "text":"76.73" }, "completions":{ "@total":"1", "@computed":"1", "@sent":"1", "c":{ "@sc":"15", "@dc":"15", "@oc":"15", "@id":"43383194", "text":":facetid:toc:db/conf/cases/cases2018.bht" } }, "hits":{ "@total":"15", "@computed":"15", "@sent":"15", "@first":"0", "hit":[{ "@score":"1", "@id":"2528890", "info":{"authors":{"author":[{"@pid":"173/1134","text":"Francesco Barchi"},{"@pid":"143/9005","text":"Gianvito Urgese"},{"@pid":"97/6648","text":"Enrico Macii"},{"@pid":"85/5704","text":"Andrea Acquaviva"}]},"title":"Impact of graph partitioning on SNN placement for a multi-core neuromorphic architecture: work-in-progress.","venue":"CASES","pages":"4:1-4:2","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/BarchiUMA18","ee":"http://dl.acm.org/citation.cfm?id=3283556","url":"https://dblp.org/rec/conf/cases/BarchiUMA18"}, "url":"URL#2528890" }, { "@score":"1", "@id":"2528891", "info":{"authors":{"author":[{"@pid":"117/5967","text":"Ferdinand Brasser"},{"@pid":"73/7564","text":"Lucas Davi"},{"@pid":"229/2750","text":"Abhijitt Dhavlle"},{"@pid":"189/1758","text":"Tommaso Frassetto"},{"@pid":"127/9058","text":"Sai Manoj Pudukotai Dinakarrao"},{"@pid":"99/7115","text":"Setareh Rafatirad"},{"@pid":"s/AhmadRezaSadeghi","text":"Ahmad-Reza Sadeghi"},{"@pid":"83/7356","text":"Avesta Sasan"},{"@pid":"157/8958","text":"Hossein Sayadi"},{"@pid":"137/9430","text":"Shaza Zeitouni"},{"@pid":"63/3012","text":"Houman Homayoun"}]},"title":"Advances and throwbacks in hardware-assisted security: special session.","venue":"CASES","pages":"15:1-15:10","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/BrasserDDFDRSSS18","ee":"http://dl.acm.org/citation.cfm?id=3283567","url":"https://dblp.org/rec/conf/cases/BrasserDDFDRSSS18"}, "url":"URL#2528891" }, { "@score":"1", "@id":"2528892", "info":{"authors":{"author":{"@pid":"123/7771","text":"Gaurav Chadha"}},"title":"EPerf: energy-efficient execution of user-interactive event-driven applications: work in progress.","venue":"CASES","pages":"10:1-10:3","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/Chadha18","ee":"http://dl.acm.org/citation.cfm?id=3283562","url":"https://dblp.org/rec/conf/cases/Chadha18"}, "url":"URL#2528892" }, { "@score":"1", "@id":"2528893", "info":{"authors":{"author":[{"@pid":"161/0803","text":"Sheng-Yu Fu"},{"@pid":"39/6171","text":"Chih-Min Lin"},{"@pid":"43/4596","text":"Ding-Yong Hong"},{"@pid":"47/10679","text":"Yu-Ping Liu"},{"@pid":"89/1978","text":"Jan-Jan Wu"},{"@pid":"06/6368","text":"Wei-Chung Hsu"}]},"title":"Exploiting SIMD capability in an ARMv7-to-ARMv8 dynamic binary translator.","venue":"CASES","pages":"14:1-14:3","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/FuLHLWH18","ee":"http://dl.acm.org/citation.cfm?id=3283566","url":"https://dblp.org/rec/conf/cases/FuLHLWH18"}, "url":"URL#2528893" }, { "@score":"1", "@id":"2528894", "info":{"authors":{"author":[{"@pid":"229/2574","text":"Vanishree K"},{"@pid":"88/272","text":"Madhura Purnaprajna"}]},"title":"Performance modeling for data distribution in heterogeneous computing systems: work in progress.","venue":"CASES","pages":"9:1-9:3","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/KP18","ee":"http://dl.acm.org/citation.cfm?id=3283561","url":"https://dblp.org/rec/conf/cases/KP18"}, "url":"URL#2528894" }, { "@score":"1", "@id":"2528895", "info":{"authors":{"author":[{"@pid":"93/6323","text":"Yixin Li"},{"@pid":"10/6219","text":"Jinyu Zhan"},{"@pid":"21/3839-16","text":"Wei Jiang 0016"},{"@pid":"22/1805","text":"Ying Li"}]},"title":"Writing-aware data variable allocation on hybrid SRAM+NVM SPM: work-in-progress.","venue":"CASES","pages":"11:1-11:2","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/LiZJL18","ee":"http://dl.acm.org/citation.cfm?id=3283563","url":"https://dblp.org/rec/conf/cases/LiZJL18"}, "url":"URL#2528895" }, { "@score":"1", "@id":"2528896", "info":{"authors":{"author":[{"@pid":"133/5083","text":"Julian Oppermann"},{"@pid":"229/2612","text":"Sebastian Vollbrecht"},{"@pid":"156/3045","text":"Melanie Reuter-Oppermann"},{"@pid":"06/6045","text":"Oliver Sinnen"},{"@pid":"84/1948-1","text":"Andreas Koch 0001"}]},"title":"GeMS: a generator for modulo scheduling problems: work in progress.","venue":"CASES","pages":"7:1-7:3","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/OppermannVRS018","ee":"http://dl.acm.org/citation.cfm?id=3283559","url":"https://dblp.org/rec/conf/cases/OppermannVRS018"}, "url":"URL#2528896" }, { "@score":"1", "@id":"2528897", "info":{"authors":{"author":[{"@pid":"218/1168","text":"Ilaria Scarabottolo"},{"@pid":"18/4692","text":"Giovanni Ansaloni"},{"@pid":"p/LauraPozzi","text":"Laura Pozzi"}]},"title":"A partitioning strategy for exploring error-resilience in circuits: work-in-progress.","venue":"CASES","pages":"5:1-5:2","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/ScarabottoloAP18","ee":"http://dl.acm.org/citation.cfm?id=3283557","url":"https://dblp.org/rec/conf/cases/ScarabottoloAP18"}, "url":"URL#2528897" }, { "@score":"1", "@id":"2528898", "info":{"authors":{"author":[{"@pid":"205/7938","text":"Kana Shimada"},{"@pid":"90/961","text":"Ittetsu Taniguchi"},{"@pid":"68/1314","text":"Hiroyuki Tomiyama"}]},"title":"Communication-aware scheduling of data-parallel tasks: work-in-progress.","venue":"CASES","pages":"8:1-8:2","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/ShimadaTT18","ee":"http://dl.acm.org/citation.cfm?id=3283560","url":"https://dblp.org/rec/conf/cases/ShimadaTT18"}, "url":"URL#2528898" }, { "@score":"1", "@id":"2528899", "info":{"authors":{"author":[{"@pid":"229/3048","text":"Shivani Tripathy"},{"@pid":"177/5791","text":"Debiprasanna Sahoo"},{"@pid":"14/4677","text":"Manoranjan Satpathy"}]},"title":"DRAM cache access optimization leveraging line locking in tag cache: work-in-progress.","venue":"CASES","pages":"12:1-12:3","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/TripathySS18","ee":"http://dl.acm.org/citation.cfm?id=3283564","url":"https://dblp.org/rec/conf/cases/TripathySS18"}, "url":"URL#2528899" }, { "@score":"1", "@id":"2528900", "info":{"authors":{"author":[{"@pid":"143/9005","text":"Gianvito Urgese"},{"@pid":"229/2740","text":"Luca Peres"},{"@pid":"173/1134","text":"Francesco Barchi"},{"@pid":"97/6648","text":"Enrico Macii"},{"@pid":"85/5704","text":"Andrea Acquaviva"}]},"title":"Multiple alignment of packet sequences for efficient communication in a many-core neuromorphic system: work-in-progress.","venue":"CASES","pages":"3:1-3:2","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/UrgesePBMA18","ee":"http://dl.acm.org/citation.cfm?id=3283555","url":"https://dblp.org/rec/conf/cases/UrgesePBMA18"}, "url":"URL#2528900" }, { "@score":"1", "@id":"2528901", "info":{"authors":{"author":[{"@pid":"136/1060","text":"Junlong Wang"},{"@pid":"21/3839-16","text":"Wei Jiang 0016"},{"@pid":"10/6219","text":"Jinyu Zhan"},{"@pid":"229/3006","text":"Jinghuan Yu"},{"@pid":"90/5236","text":"Haibo Hu"},{"@pid":"229/2907","text":"Liugen Xu"}]},"title":"Persistence improvement for distributed cache with NVM based storage system: work-in-progress.","venue":"CASES","pages":"2:1-2:3","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/WangJZYHX18","ee":"http://dl.acm.org/citation.cfm?id=3283554","url":"https://dblp.org/rec/conf/cases/WangJZYHX18"}, "url":"URL#2528901" }, { "@score":"1", "@id":"2528902", "info":{"authors":{"author":[{"@pid":"45/3158-6","text":"Chao Wu 0006"},{"@pid":"32/598","text":"Cheng Ji"},{"@pid":"00/5984-1","text":"Qiao Li 0001"},{"@pid":"132/8094","text":"Chenchen Fu"},{"@pid":"x/ChunJasonXue","text":"Chun Jason Xue"}]},"title":"Maximizing I/O throughput and minimizing performance variation via reinforcement learning based I/O merging for SSDs: work-in-progress.","venue":"CASES","pages":"1:1-1:2","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/WuJLFX18","ee":"http://dl.acm.org/citation.cfm?id=3283553","url":"https://dblp.org/rec/conf/cases/WuJLFX18"}, "url":"URL#2528902" }, { "@score":"1", "@id":"2528903", "info":{"authors":{"author":[{"@pid":"115/9460-1","text":"Pengfei Yang 0001"},{"@pid":"86/5728-6","text":"Quan Wang 0006"},{"@pid":"53/9345","text":"Xiaokun Huang"},{"@pid":"166/6801","text":"Xin Mi"}]},"title":"An confidentiality and integrity scheme for the distributed shared memory of embedded multi-core system: work in progress.","venue":"CASES","pages":"6:1-6:2","year":"2018","type":"Conference and Workshop Papers","access":"closed","key":"conf/cases/YangWHM18","ee":"http://dl.acm.org/citation.cfm?id=3283558","url":"https://dblp.org/rec/conf/cases/YangWHM18"}, "url":"URL#2528903" }, { "@score":"1", "@id":"2684323", "info":{"authors":{"author":[{"@pid":"22/5985","text":"Tulika Mitra"},{"@pid":"29/414","text":"Akash Kumar 0001"}]},"title":"Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES 2018, Torino, Italy, September 30 - October 05, 2018","venue":"CASES","publisher":"ACM","year":"2018","type":"Editorship","key":"conf/cases/2018","ee":"http://dl.acm.org/citation.cfm?id=3283552","url":"https://dblp.org/rec/conf/cases/2018"}, "url":"URL#2684323" } ] } } } )