Search dblp for Publications

export results for "toc:db/journals/ipsj/ipsj4.bht:"

 download as .bib file

@article{DBLP:journals/ipsj/AxerDNSSE11,
  author       = {Philip Axer and
                  Jonas Diemer and
                  Mircea Negrean and
                  Maurice Sebastian and
                  Simon Schliecker and
                  Rolf Ernst},
  title        = {Mastering MPSoCs for Mixed-critical Applications},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {91--116},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.91},
  doi          = {10.2197/IPSJTSLDM.4.91},
  timestamp    = {Tue, 29 Sep 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/ipsj/AxerDNSSE11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/Choi11,
  author       = {Kiyoung Choi},
  title        = {Coarse-Grained Reconfigurable Array: Architecture and Application
                  Mapping},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {31--46},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.31},
  doi          = {10.2197/IPSJTSLDM.4.31},
  timestamp    = {Tue, 29 Sep 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/ipsj/Choi11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/InoueK11,
  author       = {Keisuke Inoue and
                  Mineo Kaneko},
  title        = {Framework for Latch-based High-level Synthesis Using Minimum-delay
                  Compensation},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {232--244},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.232},
  doi          = {10.2197/IPSJTSLDM.4.232},
  timestamp    = {Tue, 29 Sep 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/ipsj/InoueK11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/KajiharaOY11,
  author       = {Seiji Kajihara and
                  Satoshi Ohtake and
                  Tomokazu Yoneda},
  title        = {Delay Testing: Improving Test Quality and Avoiding Over-testing},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {117--130},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.117},
  doi          = {10.2197/IPSJTSLDM.4.117},
  timestamp    = {Tue, 29 Sep 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/ipsj/KajiharaOY11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/KakiuchiNHTN11,
  author       = {Yosuke Kakiuchi and
                  Tomofumi Nakagawa and
                  Kiyoharu Hamaguchi and
                  Tadaaki Tanimoto and
                  Masaki Nakanishi},
  title        = {Symbolic Discord Computation for Efficient Analysis of Message Sequence
                  Charts},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {210--221},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.210},
  doi          = {10.2197/IPSJTSLDM.4.210},
  timestamp    = {Tue, 29 Sep 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/ipsj/KakiuchiNHTN11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/KaradumanSA11,
  author       = {Arda Karaduman and
                  Iver Stubdal and
                  Hideharu Amano},
  title        = {Design and Implementation of Echo Instructions for an Embedded Processor},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {222--231},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.222},
  doi          = {10.2197/IPSJTSLDM.4.222},
  timestamp    = {Tue, 29 Sep 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/ipsj/KaradumanSA11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/KawashimaT11,
  author       = {Hirotaka Kawashima and
                  Naofumi Takagi},
  title        = {Partial Product Generation Utilizing the Sum of Operands for Reduced
                  Area Parallel Multipliers},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {131--139},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.131},
  doi          = {10.2197/IPSJTSLDM.4.131},
  timestamp    = {Tue, 29 Dec 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/ipsj/KawashimaT11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/KrishnamoorthyDVAFNN11,
  author       = {Ratna Krishnamoorthy and
                  Saptarsi Das and
                  Keshavan Varadarajan and
                  Mythri Alle and
                  Masahiro Fujita and
                  Soumitra Kumar Nandy and
                  Ranjani Narayan},
  title        = {Data Flow Graph Partitioning Algorithms and Their Evaluations for
                  Optimal Spatio-temporal Computation on a Coarse Grain Reconfigurable
                  Architecture},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {193--209},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.193},
  doi          = {10.2197/IPSJTSLDM.4.193},
  timestamp    = {Tue, 29 Sep 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/ipsj/KrishnamoorthyDVAFNN11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/LeiIUNKNA11,
  author       = {Zhao Lei and
                  Daisuke Ikebuchi and
                  Kimiyoshi Usami and
                  Mitaro Namiki and
                  Masaaki Kondo and
                  Hiroshi Nakamura and
                  Hideharu Amano},
  title        = {Design and Implementation Fine-grained Power Gating on Microprocessor
                  Functional Units},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {182--192},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.182},
  doi          = {10.2197/IPSJTSLDM.4.182},
  timestamp    = {Fri, 22 Mar 2024 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/ipsj/LeiIUNKNA11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/MatsumotoNI11,
  author       = {Kiyonori Matsumoto and
                  Kazuteru Namba and
                  Hideo Ito},
  title        = {Scan {FF} Reordering for Test Volume Reduction in Chiba-scan Architecture},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {140--149},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.140},
  doi          = {10.2197/IPSJTSLDM.4.140},
  timestamp    = {Tue, 29 Sep 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/ipsj/MatsumotoNI11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/MitraCHKLLLLMMPPW011,
  author       = {Subhasish Mitra and
                  Hyungmin Cho and
                  Ted Hong and
                  Young Moon Kim and
                  Hsiao{-}Heng Lee and
                  Larkhoon Leem and
                  Yanjing Li and
                  David Lin and
                  Evelyn Mintarno and
                  Diana Mui and
                  Sung{-}Boem Park and
                  Nishant Patil and
                  Hai Wei and
                  Jie Zhang},
  title        = {Robust System Design},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {2--30},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.2},
  doi          = {10.2197/IPSJTSLDM.4.2},
  timestamp    = {Tue, 29 Sep 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/ipsj/MitraCHKLLLLMMPPW011.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/NaraTYO11,
  author       = {Ryuta Nara and
                  Nozomu Togawa and
                  Masao Yanagisawa and
                  Tatsuo Ohtsuki},
  title        = {Scan Vulnerability in Elliptic Curve Cryptosystems},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {47--59},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.47},
  doi          = {10.2197/IPSJTSLDM.4.47},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/ipsj/NaraTYO11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/NoguchiIFONKY11,
  author       = {Hiroki Noguchi and
                  Yusuke Iguchi and
                  Hidehiro Fujiwara and
                  Shunsuke Okumura and
                  Koji Nii and
                  Hiroshi Kawaguchi and
                  Masahiko Yoshimoto},
  title        = {Design Choice in 45-nm Dual-Port {SRAM} - 8T, 10T Single End, and
                  10T Differential},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {80--90},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.80},
  doi          = {10.2197/IPSJTSLDM.4.80},
  timestamp    = {Mon, 11 Mar 2024 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/ipsj/NoguchiIFONKY11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/Onodera11,
  author       = {Hidetoshi Onodera},
  title        = {Message from the Editor-in-Chief},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {1},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.1},
  doi          = {10.2197/IPSJTSLDM.4.1},
  timestamp    = {Tue, 29 Sep 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/ipsj/Onodera11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/TanakaYOT11,
  author       = {Sho Tanaka and
                  Masao Yanagisawa and
                  Tatsuo Ohtsuki and
                  Nozomu Togawa},
  title        = {A Fault-Secure High-Level Synthesis Algorithm for {RDR} Architectures},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {150--165},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.150},
  doi          = {10.2197/IPSJTSLDM.4.150},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/ipsj/TanakaYOT11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/TawadaYOT11,
  author       = {Masashi Tawada and
                  Masao Yanagisawa and
                  Tatsuo Ohtsuki and
                  Nozomu Togawa},
  title        = {Exact, Fast and Flexible {L1} Cache Configuration Simulation for Embedded
                  Systems},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {166--181},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.166},
  doi          = {10.2197/IPSJTSLDM.4.166},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/ipsj/TawadaYOT11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/TsukamotoYOT11,
  author       = {Youhei Tsukamoto and
                  Masao Yanagisawa and
                  Tatsuo Ohtsuki and
                  Nozomu Togawa},
  title        = {A Fast Selector-Based Subtract-Multiplication Unit and Its Application
                  to Butterfly Unit},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {60--69},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.60},
  doi          = {10.2197/IPSJTSLDM.4.60},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/ipsj/TsukamotoYOT11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/ipsj/YoshidaF11,
  author       = {Hiroaki Yoshida and
                  Masahiro Fujita},
  title        = {Exact Minimum Factoring of Incompletely Specified Logic Functions
                  via Quantified Boolean Satisfiability},
  journal      = {{IPSJ} Trans. Syst. {LSI} Des. Methodol.},
  volume       = {4},
  pages        = {70--79},
  year         = {2011},
  url          = {https://doi.org/10.2197/ipsjtsldm.4.70},
  doi          = {10.2197/IPSJTSLDM.4.70},
  timestamp    = {Tue, 29 Sep 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/ipsj/YoshidaF11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.