Search dblp for Publications

export results for "A Highly Efficient Layout-Aware FPGA Overlay Accelerator Mapping Method."

 download as .bib file

@inproceedings{DBLP:conf/mcsoc/AhmedKN21,
  author       = {Tanvir Ahmed and
                  Johannes Maximilian K{\"{u}}hn and
                  Ken Namura},
  title        = {A Highly Efficient Layout-Aware {FPGA} Overlay Accelerator Mapping
                  Method},
  booktitle    = {14th {IEEE} International Symposium on Embedded Multicore/Many-core
                  Systems-on-Chip, MCSoC 2021, Singapore, Singapore, December 20-23,
                  2021},
  pages        = {265--272},
  publisher    = {{IEEE}},
  year         = {2021},
  url          = {https://doi.org/10.1109/MCSoC51149.2021.00046},
  doi          = {10.1109/MCSOC51149.2021.00046},
  timestamp    = {Fri, 11 Feb 2022 09:29:47 +0100},
  biburl       = {https://dblp.org/rec/conf/mcsoc/AhmedKN21.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.