default search action
Search dblp for Publications
export results for "M. Pilar Garde"
@inproceedings{DBLP:conf/dcis/GardeLABR21, author = {M. Pilar Garde and Antonio Lopez{-}Martin and Jose M. Algueta{-}Miguel and Javier Beloso{-}Legarra and Jaime Ram{\'{\i}}rez{-}Angulo}, title = {Energy-Efficient Symmetrical Cascode {OTA} in a 130 nm {CMOS} Process}, booktitle = {{XXXVI} Conference on Design of Circuits and Integrated Systems, {DCIS} 2021, Vila do Conde, Portugal, November 24-26, 2021}, pages = {1--5}, publisher = {{IEEE}}, year = {2021}, url = {https://doi.org/10.1109/DCIS53048.2021.9666170}, doi = {10.1109/DCIS53048.2021.9666170}, timestamp = {Wed, 19 Jan 2022 17:40:16 +0100}, biburl = {https://dblp.org/rec/conf/dcis/GardeLABR21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/access/Rico-AnilesRLCR20, author = {Hector Daniel Rico{-}Aniles and Jaime Ram{\'{\i}}rez{-}Angulo and Antonio J. L{\'{o}}pez{-}Mart{\'{\i}}n and Ram{\'{o}}n Gonz{\'{a}}lez Carvajal and Jos{\'{e}} Miguel Rocha{-}P{\'{e}}rez and M. Pilar Garde}, title = {Power Efficient Simple Technique to Convert a Reset-and-Hold Into a True-Sample-and-Hold Using an Auxiliary Output Stage}, journal = {{IEEE} Access}, volume = {8}, pages = {66508--66516}, year = {2020}, url = {https://doi.org/10.1109/ACCESS.2020.2985256}, doi = {10.1109/ACCESS.2020.2985256}, timestamp = {Mon, 15 Jun 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/access/Rico-AnilesRLCR20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/iscas/GardeLCCR20, author = {M. Pilar Garde and Antonio Lopez{-}Martin and Carlos Aristoteles De la Cruz and Ram{\'{o}}n Gonz{\'{a}}lez Carvajal and Jaime Ram{\'{\i}}rez{-}Angulo}, title = {Wide-Swing Class {AB} Regulated Cascode Current Mirror}, booktitle = {{IEEE} International Symposium on Circuits and Systems, {ISCAS} 2020, Sevilla, Spain, October 10-21, 2020}, pages = {1--4}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISCAS45731.2020.9180532}, doi = {10.1109/ISCAS45731.2020.9180532}, timestamp = {Sun, 25 Jul 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/iscas/GardeLCCR20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/iscas/Lopez-MartinAGC20, author = {Antonio Lopez{-}Martin and Jos{\'{e}} Mar{\'{\i}}a Algueta{-}Miguel and M. Pilar Garde and Ram{\'{o}}n G. Carvajal and Jaime Ram{\'{\i}}rez{-}Angulo}, title = {1-V 15-{\(\mu\)}W 130-nm {CMOS} Super Class {AB} {OTA}}, booktitle = {{IEEE} International Symposium on Circuits and Systems, {ISCAS} 2020, Sevilla, Spain, October 10-21, 2020}, pages = {1--4}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISCAS45731.2020.9180690}, doi = {10.1109/ISCAS45731.2020.9180690}, timestamp = {Mon, 18 Jan 2021 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/iscas/Lopez-MartinAGC20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijcta/GardeLMCR19, author = {M. Pilar Garde and Antonio Lopez{-}Martin and Jos{\'{e}} Mar{\'{\i}}a Algueta{-}Miguel and Ram{\'{o}}n Gonz{\'{a}}lez Carvajal and Jaime Ram{\'{\i}}rez{-}Angulo}, title = {Class {AB} amplifier with enhanced slew rate and {GBW}}, journal = {Int. J. Circuit Theory Appl.}, volume = {47}, number = {8}, pages = {1199--1210}, year = {2019}, url = {https://doi.org/10.1002/cta.2650}, doi = {10.1002/CTA.2650}, timestamp = {Mon, 28 Aug 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijcta/GardeLMCR19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/jssc/GardeLCR18, author = {M. Pilar Garde and Antonio J. L{\'{o}}pez{-}Mart{\'{\i}}n and Ram{\'{o}}n Gonz{\'{a}}lez Carvajal and Jaime Ram{\'{\i}}rez{-}Angulo}, title = {Super Class-AB Recycling Folded Cascode {OTA}}, journal = {{IEEE} J. Solid State Circuits}, volume = {53}, number = {9}, pages = {2614--2623}, year = {2018}, url = {https://doi.org/10.1109/JSSC.2018.2844371}, doi = {10.1109/JSSC.2018.2844371}, timestamp = {Mon, 28 Aug 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/jssc/GardeLCR18.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/tcas/Lopez-MartinGMC18, author = {Antonio J. L{\'{o}}pez{-}Mart{\'{\i}}n and M. Pilar Garde and Jos{\'{e}} Mar{\'{\i}}a Algueta{-}Miguel and Carlos Aristoteles De la Cruz{-}Blas and Ram{\'{o}}n G. Carvajal and Jaime Ram{\'{\i}}rez{-}Angulo}, title = {Enhanced Single-Stage Folded Cascode {OTA} Suitable for Large Capacitive Loads}, journal = {{IEEE} Trans. Circuits Syst. {II} Express Briefs}, volume = {65-II}, number = {4}, pages = {441--445}, year = {2018}, url = {https://doi.org/10.1109/TCSII.2017.2700060}, doi = {10.1109/TCSII.2017.2700060}, timestamp = {Mon, 28 Aug 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/tcas/Lopez-MartinGMC18.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/iscas/GardeLCR18, author = {M. Pilar Garde and Antonio J. L{\'{o}}pez{-}Mart{\'{\i}}n and Ram{\'{o}}n G. Carvajal and Jaime Ram{\'{\i}}rez{-}Angulo}, title = {Folded Cascode {OTA} with 5540 MHzpF/mA FoM}, booktitle = {{IEEE} International Symposium on Circuits and Systems, {ISCAS} 2018, 27-30 May 2018, Florence, Italy}, pages = {1--5}, publisher = {{IEEE}}, year = {2018}, url = {https://doi.org/10.1109/ISCAS.2018.8351108}, doi = {10.1109/ISCAS.2018.8351108}, timestamp = {Mon, 28 Aug 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/iscas/GardeLCR18.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/iscas/Lopez-MartinGCR18, author = {Antonio J. L{\'{o}}pez{-}Mart{\'{\i}}n and M. Pilar Garde and Ram{\'{o}}n G. Carvajal and Jaime Ram{\'{\i}}rez{-}Angulo}, title = {On the Optimal Current Followers for Wide-Swing Current-Efficient Amplifiers}, booktitle = {{IEEE} International Symposium on Circuits and Systems, {ISCAS} 2018, 27-30 May 2018, Florence, Italy}, pages = {1--5}, publisher = {{IEEE}}, year = {2018}, url = {https://doi.org/10.1109/ISCAS.2018.8351610}, doi = {10.1109/ISCAS.2018.8351610}, timestamp = {Mon, 28 Aug 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/iscas/Lopez-MartinGCR18.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/patmos/GardeLOR18, author = {M. Pilar Garde and Antonio J. L{\'{o}}pez{-}Mart{\'{\i}}n and Daniel Orradre and Jaime Ram{\'{\i}}rez{-}Angulo}, title = {Ultra-Low Power Subthreshold Quasi Floating Gate {CMOS} Logic Family for Energy Harvesting}, booktitle = {28th International Symposium on Power and Timing Modeling, Optimization and Simulation, {PATMOS} 2018, Platja d'Aro, Spain, July 2-4, 2018}, pages = {118--122}, publisher = {{IEEE}}, year = {2018}, url = {https://doi.org/10.1109/PATMOS.2018.8463995}, doi = {10.1109/PATMOS.2018.8463995}, timestamp = {Mon, 28 Aug 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/patmos/GardeLOR18.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ecctd/Cruz-BlasGL17, author = {Carlos Aristoteles De la Cruz{-}Blas and M. Pilar Garde and Antonio J. L{\'{o}}pez{-}Mart{\'{\i}}n}, title = {Super class {AB} transconductor with slew-rate enhancement using {QFG} {MOS} techniques}, booktitle = {2017 European Conference on Circuit Theory and Design, {ECCTD} 2017, Catania, Italy, September 4-6, 2017}, pages = {1--4}, publisher = {{IEEE}}, year = {2017}, url = {https://doi.org/10.1109/ECCTD.2017.8093308}, doi = {10.1109/ECCTD.2017.8093308}, timestamp = {Mon, 28 Aug 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/ecctd/Cruz-BlasGL17.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.