default search action
Search dblp for Publications
export results for "Vedat Evren"
@article{DBLP:journals/informaticaLT/EmekBEC21, author = {Sevcan Emek and Sebnem Bora and Vedat Evren and Ibrahim {\c{C}}akirlar}, title = {Behavioural Representation of the Aorta by Utilizing Windkessel and Agent-Based Modelling}, journal = {Informatica}, volume = {32}, number = {3}, pages = {499--516}, year = {2021}, url = {https://doi.org/10.15388/21-INFOR456}, doi = {10.15388/21-INFOR456}, timestamp = {Tue, 12 Oct 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/informaticaLT/EmekBEC21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/simulation/BoraEEC19, author = {Sebnem Bora and Vedat Evren and Sevcan Emek and Ibrahim {\c{C}}akirlar}, title = {Agent-based modeling and simulation of blood vessels in the cardiovascular system}, journal = {Simul.}, volume = {95}, number = {4}, year = {2019}, url = {https://doi.org/10.1177/0037549717712602}, doi = {10.1177/0037549717712602}, timestamp = {Mon, 08 Jun 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/simulation/BoraEEC19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/tcas/YildizCKTA15, author = {Nerhun Yildiz and Evren Cesur and Kamer Kayaer and Vedat Tavsanoglu and Murathan Alpay}, title = {Architecture of a Fully Pipelined Real-Time Cellular Neural Network Emulator}, journal = {{IEEE} Trans. Circuits Syst. {I} Regul. Pap.}, volume = {62-I}, number = {1}, pages = {130--138}, year = {2015}, url = {https://doi.org/10.1109/TCSI.2014.2345502}, doi = {10.1109/TCSI.2014.2345502}, timestamp = {Fri, 22 May 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/tcas/YildizCKTA15.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/siu/SavkayTYC15, author = {Osman Levent Savkay and Vedat Tavsanoglu and M{\"{u}}stak Erhan Yal{\c{c}}in and Evren Cesur}, title = {Computer assisted sperm analysis system designed on a hybrid {CPU} + {FPGA} architecture}, booktitle = {2015 23nd Signal Processing and Communications Applications Conference (SIU), Malatya, Turkey, May 16-19, 2015}, pages = {1425--1428}, publisher = {{IEEE}}, year = {2015}, url = {https://doi.org/10.1109/SIU.2015.7130110}, doi = {10.1109/SIU.2015.7130110}, timestamp = {Mon, 09 Aug 2021 14:54:04 +0200}, biburl = {https://dblp.org/rec/conf/siu/SavkayTYC15.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/iscas/SavkayCYYT14, author = {O. Levent Savkay and Evren Cesur and Nerhun Yildiz and M{\"{u}}stak E. Yal{\c{c}}in and Vedat Tavsanoglu}, title = {Realization of processing blocks of {CNN} based {CASA} system on {CPU} and {FPGA}}, booktitle = {{IEEE} International Symposium on Circuits and Systemss, {ISCAS} 2014, Melbourne, Victoria, Australia, June 1-5, 2014}, pages = {2081--2084}, publisher = {{IEEE}}, year = {2014}, url = {https://doi.org/10.1109/ISCAS.2014.6865576}, doi = {10.1109/ISCAS.2014.6865576}, timestamp = {Sat, 19 Oct 2019 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/iscas/SavkayCYYT14.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ecctd/SavkayYCYT13, author = {O. Levent Savkay and Nerhun Yildiz and Evren Cesur and M{\"{u}}stak E. Yal{\c{c}}in and Vedat Tavsanoglu}, title = {Realization of preprocessing blocks of {CNN} based {CASA} system on {FPGA}}, booktitle = {21st European Conference on Circuit Theory and Design, {ECCTD} 2013, Dresden, Germany, September 8-12, 2013}, pages = {1--4}, publisher = {{IEEE}}, year = {2013}, url = {https://doi.org/10.1109/ECCTD.2013.6662238}, doi = {10.1109/ECCTD.2013.6662238}, timestamp = {Thu, 23 Sep 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/ecctd/SavkayYCYT13.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ecctd/YavuzPCT13, author = {Oguzhan Yavuz and Sadiye Nergis Tural{-}Polat and Evren Cesur and Vedat Tavsanoglu}, title = {3-D spatio-temporal Gabor-type filter implementations with Time-Derivative Cellular Neural Networks}, booktitle = {21st European Conference on Circuit Theory and Design, {ECCTD} 2013, Dresden, Germany, September 8-12, 2013}, pages = {1--4}, publisher = {{IEEE}}, year = {2013}, url = {https://doi.org/10.1109/ECCTD.2013.6662325}, doi = {10.1109/ECCTD.2013.6662325}, timestamp = {Thu, 23 Sep 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/ecctd/YavuzPCT13.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/siu/CalikCT13, author = {Nurullah {\c{C}}alik and Evren Cesur and Vedat Tavsanoglu}, title = {Handwritten character recognition application by using Cellular Neural Network}, booktitle = {21st Signal Processing and Communications Applications Conference, {SIU} 2013, Haspolat, Turkey, April 24-26, 2013}, pages = {1--4}, publisher = {{IEEE}}, year = {2013}, url = {https://doi.org/10.1109/SIU.2013.6531490}, doi = {10.1109/SIU.2013.6531490}, timestamp = {Wed, 16 Oct 2019 14:14:55 +0200}, biburl = {https://dblp.org/rec/conf/siu/CalikCT13.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/tcas/CesurYT12, author = {Evren Cesur and Nerhun Yildiz and Vedat Tavsanoglu}, title = {On an Improved {FPGA} Implementation of CNN-Based Gabor-Type Filters}, journal = {{IEEE} Trans. Circuits Syst. {II} Express Briefs}, volume = {59-II}, number = {11}, pages = {815--819}, year = {2012}, url = {https://doi.org/10.1109/TCSII.2012.2218471}, doi = {10.1109/TCSII.2012.2218471}, timestamp = {Wed, 27 May 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/tcas/CesurYT12.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/iscas/CesurYT11, author = {Evren Cesur and Nerhun Yildiz and Vedat Tavsanoglu}, title = {An improved {FPGA} implementation of {CNN} Gabor-type filters}, booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2011), May 15-19 2011, Rio de Janeiro, Brazil}, pages = {881--884}, publisher = {{IEEE}}, year = {2011}, url = {https://doi.org/10.1109/ISCAS.2011.5937707}, doi = {10.1109/ISCAS.2011.5937707}, timestamp = {Wed, 16 Oct 2019 14:14:49 +0200}, biburl = {https://dblp.org/rec/conf/iscas/CesurYT11.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ecctd/SaatciCTK07, author = {Ertugrul Saatci and Evren Cesur and Vedat Tavsanoglu and Izzet Kale}, title = {An {FPGA} implementation Of 2-D {CNN} gabor-type filter}, booktitle = {18th European Conference on Circuit Theory and Design, {ECCTD} 2007, Seville, Spain, August 26-30, 2007}, pages = {280--283}, publisher = {{IEEE}}, year = {2007}, url = {https://doi.org/10.1109/ECCTD.2007.4529591}, doi = {10.1109/ECCTD.2007.4529591}, timestamp = {Mon, 09 Aug 2021 01:32:18 +0200}, biburl = {https://dblp.org/rec/conf/ecctd/SaatciCTK07.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.