• case-insensitive prefix search: default
  e.g., sig matches "SIGIR" as well as "signal"
• exact word search: append dollar sign ($) to word
  e.g., graph$ matches "graph", but not "graphics"
• boolean and: separate words by space
  e.g., codd model
• boolean or: connect words by pipe symbol (|)
  e.g., graph|network

Update May 7, 2017: Please note that we had to disable the phrase search operator (.) and the boolean not operator (-) due to technical problems. For the time being, phrase search queries will yield regular prefix search result, and search terms preceded by a minus will be interpreted as regular (positive) search terms.

found 16 matches

• 1993
• 
  Kees van Berkel:
  VLSI Programming of a Modulo-N Counter with Constant Response Time and Constant Power. Asynchronous Design Methodologies 1993: 1-11
• 
  Kees van Berkel, Ronan Burgess, Joep L. W. Kessels, Marly Roncken, Frits D. Schalij:
  Characterization and Evaluation of a Compiled Asynchronous IC. Asynchronous Design Methodologies 1993: 209-221
• 
  Ilana David, Ran Ginosar, Michael Yoeli:
  Self-Timed Architecture of a Reduced Instruction Set Computer. Asynchronous Design Methodologies 1993: 29-43
• 
  Al Davis, Bill Coates, Ken Stevens:
  Automatic Synthesis of Fast Compact Asynchronous Control Circuits. Asynchronous Design Methodologies 1993: 193-207
• 
  Jo C. Ebergen, P. F. Bertrand, S. Gingras:
  Solving a Mutual Exclusion Problem with the RGD Arbiter. Asynchronous Design Methodologies 1993: 137-147
• 
  Jim D. Garside:
  A CMOS VLSI Implementation of an Asynchronous ALU. Asynchronous Design Methodologies 1993: 181-192
• 
  Rix Groenboom, Mark B. Josephs, Paul G. Lucassen, Jan Tijmen Udding:
  Normal Form in a Delay-Insensitive Algebra. Asynchronous Design Methodologies 1993: 57-70
• 
  Jaco Haans, Kees van Berkel, Ad M. G. Peeters, Frits D. Schalij:
  Asynchronous Multipliers as Combinational Handshake Circuits. Asynchronous Design Methodologies 1993: 149-163
• 
  Mark B. Josephs, Jan Tijmen Udding:
  Implementing a Stack as a Delay-insensitive Circuit. Asynchronous Design Methodologies 1993: 123-135
• 
  Luciano Lavagno, Alberto L. Sangiovanni-Vincentelli:
  Automated Synthesis of Asynchronous Interface Circuits. Asynchronous Design Methodologies 1993: 107-121
• 
  Marly Roncken, Ronald Saeijs:
  Linear Test Times for Delay-Insensitive Circuits: a Compilation Strategy. Asynchronous Design Methodologies 1993: 13-27
• 
  O. Salomon, Heinrich Klar:
  Self-Timed Fully Pipelined Multipliers. Asynchronous Design Methodologies 1993: 45-55
• 
  Jens Sparsø, Christian D. Nielsen, Lars Skovby Nielsen, Jørgen Staunstrup:
  Design of Self-timed Multipliers: A Comparison. Asynchronous Design Methodologies 1993: 165-179
• 
  Alexandre Yakovlev, A. I. Petrov, Leonid Ya. Rosenblum:
  Synthesis of Asynchronous Control Circuits from Symbolic Signal Transition Graphs. Asynchronous Design Methodologies 1993: 71-85
• 
  Meng-Lin Yu, P. A. Subrahmanyam:
  Hazard-Free Asynchronous Circuit Synthesis. Asynchronous Design Methodologies 1993: 87-105
• 
  Stephen B. Furber, Martyn Edwards:
  Asynchronous Design Methodologies, Proceedings of the IFIP WG10.5 Working Conference on Asynchronous Design Methodologies, Manchester, UK, 31 March - 2 April, 1993. IFIP Transactions A-28, North-Holland 1993, ISBN 0-444-81599-6 [contents]