"Transistor sizing of custom high-performance digital circuits with ..."

Daniel K. Beece et al. (2010)

> Home

Details and statistics

DOI: 10.1145/1837274.1837472

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/BeeceXVZL10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/BeeceXVZL10
Daniel K. Beece, Jinjun Xiong, Chandu Visweswariah, Vladimir Zolotov, Yifang Liu:
Transistor sizing of custom high-performance digital circuits with parametric yield considerations. DAC 2010: 781-786

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.