"Logic Simulation System Using Simulation Processor (SP)."

Minoru Saitoh et al. (1988)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2017-03-16

- view
  - electronic edition @ acm.org
- export record
  dblp key:
  - conf/dac/SaitohINKMHHK88
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/SaitohINKMHHK88
Minoru Saitoh, Kenji Iwata, Akiko Nokamura, Makoto Kakegawa, Junichi Masuda, Hirofumi Hamamura, Fumiyasu Hirose, Nobuaki Kawato:
Logic Simulation System Using Simulation Processor (SP). DAC 1988: 225-230

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.