default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDISSS 1996: San Diego, CA, USA
- Proceedings of the 9th International Symposium on System Synthesis, ISSS '96, San Diego, CA, USA, November 6-8, 1996. ACM / IEEE Computer Society 1996, ISBN 0-8186-7563-2
Session 1: System-Level Synthesis I
- Chunho Lee, Miodrag Potkonjak, Wayne H. Wolf:
System-Level Synthesis of Application Specific Systems using A* Search and Generalized Force-Directed Heuristics. 2-7 - Stephen A. Blythe, Robert A. Walker:
Toward a Practical Methodology for Completely Characterizing the Optimal Design Space. 8-13 - Johnny Öberg, Anshul Kumar, Ahmed Hemani:
Grammar-Based Hardware Synthesis of Data Communication Protocols. 14-19 - Miguel Miranda, Francky Catthoor, Martin Janssen, Hugo De Man:
ADOPT: Efficient Hardware Address Generation in Distributed Memory Architectures. 20-25 - Gernot Koch, Udo Kebschull, Wolfgang Rosenstiel:
Breakpoints and Breakpoint Detection in Source Level Emulation. 26-
Session 2: High-Level Synthesis
- Min Xu, Fadi J. Kurdahi:
Layout-Driven RTL Binding Techniques for High-Level Synthesis. 33-38 - Alan Su, Ta-Yung Liu, Yu-Chin Hsu, Mike Tien-Chien Lee:
Eliminating False Loops Caused by Sharing in Control Path. 39-44 - Michael Münch, Manfred Glesner, Norbert Wehn:
An Efficient ILP-Based Scheduling Algorithm for Control-Dominated VHDL Descriptions. 45-50 - Luiz C. V. dos Santos
, Marc J. M. Heijligers, C. A. J. van Eijk, Jos T. J. van Eijndhoven, Jochen A. G. Jess:
A Constructive Method for Exploiting Code Motion. 51-56 - Luca Benini, Patrick Vuillod, Claudionor José Nunes Coelho Jr., Giovanni De Micheli:
Synthesis of Low-Power Selectively-Clocked Systems from High-Level Specification. 57-
Session 3: Hardware/Software Codesign
- Michael Gasteier, Manfred Glesner:
Bus-Based Communication Synthesis on System-Level. 65-70 - Petru Eles, Zebo Peng, Krzysztof Kuchcinski, Alex Doboli:
Hardware/Software Partitioning with Iterative Improvement Heuristics. 71-76 - Alessandro Balboni, William Fornaciari, Massimo Vincenzi, Donatella Sciuto:
The Use of a Virtual Instruction Set for the Software Synthesis of HW/SW Embedded Systems. 77-82 - Laurent Freund, Michel Israël, Frédéric Rousseau, J. M. Bergé, Michel Auguin, Cécile Belleudy, Guy Gogniat:
A Codesign Experiment in Acoustic Echo Cancellation: GMDFa. 83-
Session 4: Programmable Processor Based Design and Synthesis
- Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nicolau:
Memory Organization for Improved Data Cache Performance in Embedded Processors. 90-95 - Hiroyuki Tomiyama, Hiroto Yasuura:
Size-Constrained Code Placement for Cache Miss Rate Reduction. 96-104 - Guido Araujo, Ashok Sudarsanam, Sharad Malik:
Instruction Set Design and Optimizations for Address Computation in DSP Architectures. 102-107 - Vojin Zivojnovic, Stefan Pees, C. Schälger, Markus Willems, Rainer Schoenen, Heinrich Meyr:
DSP Processor/Compiler Co-Design: A Quantitative Approach. 108-
Session 5: System-Level Synthesis II
- James E. Beck, Daniel P. Siewiorek:
Modeling Multicomputer Task Allocation as a Vector Packing Problem. 115-120 - Frank Vahid, Thuy Dm Le, Yu-Chin Hsu:
A Comparison of Functional and Structural Partitioning. 121-126 - Sven Wuytack, Francky Catthoor, Gjalt G. de Jong, Bill Lin, Hugo De Man:
Flow Graph Balancing for Minimizing the Required Memory Bandwidth. 127-132 - Stephen Docy, Inki Hong, Miodrag Potkonjak:
Throughput Optimization in Disk-Based Real-Time Application Specific Systems. 133-138 - Frank F. Hsu, Elizabeth M. Rudnick, Janak H. Patel:
Testability Insertion in Behavioral Descriptions. 139-144
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-11 21:15 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
