Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID6. SASP 2008: Anaheim, California, USA
- Proceedings of the IEEE Symposium on Application Specific Processors, SASP 2008, held in conjunction with the DAC 2008, June 8-9, 2008, Anaheim, California, USA. IEEE Computer Society 2008, ISBN 978-1-4244-2333-0
High Level Synthesis and Custom Instructions
- Jelena Trajkovic
, Daniel D. Gajski:
Custom Processor Core Construction from C Code. 1-6 - Marcela Zuluaga, Nigel P. Topham:
Resource Sharing in Custom Instruction Set Extensions. 7-13 - Kenshu Seto, Masahiro Fujita:
Custom Instruction Generation with High-Level Synthesis. 14-19 - Alexandros Papakonstantinou, Deming Chen, Wen-mei W. Hwu:
Application Acceleration with the Explicitly Parallel Operations System - the EPOS Processor. 20-25
Reconfigurable Computing
- Giovanni Ansaloni, Paolo Bonzini, Laura Pozzi:
Design and Architectural Exploration of Expression-Grained Reconfigurable Arrays. 26-33 - Carlos Morra, João M. P. Cardoso, João Bispo, Jürgen Becker:
Retargeting, Evaluating, and Generating Reconfigurable Array-Based Architectures. 34-41 - Ali Irturk, Bridget Benson, Shahnam Mirzaei, Ryan Kastner:
An FPGA Design Space Exploration Tool for Matrix Inversion Architectures. 42-47
Breakthrough Issues in Application Specific Processing
- Sacha Loitz, Markus Wedler, Christian Brehm, Timo Vogt, Norbert Wehn, Wolfgang Kunz:
Proving Functional Correctness of Weakly Programmable IPs - A Case Study with Formal Property Checking. 48-54 - Bharat Sukhwani, Alessandro Forin, Richard Neil Pittman:
Extensible On-Chip Peripherals. 55-62 - Hai Lin, Guangyu Sun, Yunsi Fei, Yuan Xie, Anand Sivasubramaniam:
Thermal-aware Design Considerations for Application-Specific Instruction Set Processor. 63-68 - Kwangyoon Lee, Alex Orailoglu:
Application Specific Low Latency Instruction Cache for NAND Flash Memory Based Embedded Systems. 69-74
Multiprocessing
- Gianluca Palermo, Cristina Silvano, Vittorio Zaccaria:
An Efficient Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints. 75-82 - Tohru Ishihara, Seiichiro Yamaguchi, Yuriko Ishitobi, Tadayuki Matsumura, Yuji Kunitake, Yuichiro Oyama, Yusuke Kaneda, Masanori Muroyama, Toshinori Sato:
AMPLE: An Adaptive Multi-Performance Processor for Low-Energy Embedded Applications. 83-88 - Enric Musoll:
Energy and thermal tradeoffs in hardware-based load balancing for clustered multi-core architectures implementing power gating. 89-94 - Po-Kuan Huang, Matin Hashemi, Soheil Ghiasi:
System-Level Performance Estimation for Application-Specific MPSoC Interconnect Synthesis. 95-100
Applications
- Shuai Che, Jie Li, Jeremy W. Sheaffer, Kevin Skadron, John C. Lach:
Accelerating Compute-Intensive Applications with GPUs and FPGAs. 101-107 - Josef B. Spjut, Solomon Boulos, Daniel M. Kopta, Erik Brunvand, Spencer S. Kellis:
TRaX: A Multi-Threaded Architecture for Real-Time Ray Tracing. 108-114 - Wei Han, Ying Yi, Mark Muir, Ioannis Nousias, Tughrul Arslan, Ahmet Teyfik Erdogan:
Multi-core Architectures with Dynamically Reconfigurable Array Processors for the WiMAX Physical Layer. 115-120 - Xingdong Dai, Meghanad D. Wagh:
An MDCT Hardware Accelerator for MP3 Audio. 121-125
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-25 20:49 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
