![](https://dblp.org/img/logo.ua.320x120.png)
![](https://dblp.org/img/dropdown.dark.16x16.png)
![](https://dblp.org/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.org/img/search.dark.16x16.png)
![search dblp](https://dblp.org/img/search.dark.16x16.png)
default search action
Microprocessors and Microsystems, Volume 56
Volume 56, February 2018
- Siva Janakiraman
, Karuppusamy Thenmozhi
, John Bosco Balaguru Rayappan
, Rengarajan Amirtharajan
:
Lightweight chaotic image encryption algorithm for real-time embedded system: Implementation and analysis on 32-bit microcontroller. 1-12 - Alistair A. McEwan
, Muhammed Ziya Komsul:
Age Aware Pre-emptive Garbage Collection for SSD RAID. 13-21 - Pavel Benácek, Viktor Pus, Hana Kubátová, Tomás Cejka
:
P4-To-VHDL: Automatic generation of high-speed input and output network blocks. 22-33 - Tuan Nguyen Gia
, Victor Kathan Sarker
, Igor Tcarenko, Amir M. Rahmani
, Tomi Westerlund
, Pasi Liljeberg, Hannu Tenhunen
:
Energy efficient wearable sensor node for IoT-based fall detection systems. 34-46 - Hendrik Wöhrle, Frank Kirchner
:
CAEMO - A Flexible and scalable high performance matrix algebra coprocessor for embedded reconfigurable computing systems. 47-63 - Firdous Ahmad:
An optimal design of QCA based 2n: 1/1: 2n multiplexer/demultiplexer and its efficient digital logic realization. 64-75 - Chidhambaranathan Rajamanikkam, Kurt Brenning, Andrew Deakin, Sanghamitra Roy
, Koushik Chakraborty:
TASPDetect: Reviving Trust in 3PIP By Detecting TASP Trojans. 76-83 - Nazma Nausheen, Ayan Seal
, Pritee Khanna
, Santanu Halder:
A FPGA based implementation of Sobel edge detection. 84-91 - Ali Asghar Vatanjou, Even Låte, Trond Ytterdal, Snorre Aunet:
Ultra-low voltage and energy efficient adders in 28 nm FDSOI exploring poly-biasing for device sizing. 92-100 - M. M. Abutaleb
:
A novel configurable flip flop design using inherent capabilities of quantum-dot cellular automata. 101-112 - Hossein Rezaei
, Soodeh Aghli Moghaddam, Abdolreza Rahmati:
High-performance dynamic elastic pipelines. 113-120 - Jesús Elías Miranda-Vega
, Wendy Flores-Fuentes
, Oleg Sergiyenko
, Moises Rivas-López, Lars Lindner
, Julio C. Rodríguez-Quiñonez
, Daniel Hernández-Balbuena
:
Optical cyber-physical system embedded on an FPGA for 3D measurement in structural health monitoring tasks. 121-133 - Ivan Stoychev, Philipp Wehner, Jens Rettkowski, Tobias Kalb, Patrick Wichert, Diana Göhringer, Jürgen Oehm
:
Sensor data fusion in the context of electric vehicles charging stations using a Network-on-Chip. 134-143 - Javier Mora
, Eduardo de la Torre:
Accelerating the evolution of a systolic array-based evolvable hardware system. 144-156 - Yahya H. Yassin, Francky Catthoor, Per Gunnar Kjeldsberg, Andrew Perkis
:
Techniques for dynamic hardware management of streaming media applications using a framework for system scenarios. 157-168 - Umer Farooq, Roselyne Chotin-Avot, Muhammad Moazam Azeem
, Maminionja Ravoson, Habib Mehrez:
Novel architectural space exploration environment for multi-FPGA based prototyping systems. 169-183 - Fayçal Ait Aoudia, Matthieu Gautier, Michele Magno
, Mickaël Le Gentil, Olivier Berder, Luca Benini
:
Long-short range communication network leveraging LoRa™ and wake-up receiver. 184-192 - Anna Bernasconi, Valentina Ciriani, Luca Frontini
, Valentino Liberali
, Gabriella Trucco
, Tiziano Villa:
Enhancing logic synthesis of switching lattices by generalized Shannon decomposition methods. 193-203
![](https://dblp.org/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.