Ji Xiang

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Zeyi Liu

> Home > Persons > Ji Xiang

Publications

2024
[c73]
- view
  authority control:
- export record
  dblp key:
  - conf/cscwd/ZhaoXGLLW24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cscwd/ZhaoXGLLW24
Lin Zhao, Ji Xiang, Xiaobo Guo, Yunzhi Liang, Zeyi Liu, Xin Wang:
CA-GCN: A Confidence-aware uncertain knowledge graph embedding model based on graph convolutional networks. CSCWD 2024: 889-896
2022
[j34]
- view
  authority control:
- export record
  dblp key:
  - journals/cj/LiuZXZW22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cj/LiuZXZW22
Zeyi Liu, Weijuan Zhang, Ji Xiang, Daren Zha, Lei Wang:
NP-LFA: Non-profiled Leakage Fingerprint Attacks against Improved Rotating S-box Masking Scheme. Comput. J. 65(6): 1598-1610 (2022)
2019
[c50]
- view
  authority control:
- export record
  dblp key:
  - conf/apsec/GeGTXL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apsec/GeGTXL19
Jingquan Ge, Neng Gao, Chenyang Tu, Ji Xiang, Zeyi Liu:
More Secure Collaborative APIs Resistant to Flush+Reload and Flush+Flush Attacks on ARMv8-A. APSEC 2019: 410-417
[c47]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/GeGTXL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/GeGTXL19
Jingquan Ge, Neng Gao, Chenyang Tu, Ji Xiang, Zeyi Liu:
AdapTimer: Hardware/Software Collaborative Timer Resistant to Flush-Based Cache Attacks on ARM-FPGA Embedded SoC. ICCD 2019: 585-593
2018
[c33]
- view
  authority control:
- export record
  dblp key:
  - conf/esorics/GeGTXLY18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esorics/GeGTXLY18
Jingquan Ge, Neng Gao, Chenyang Tu, Ji Xiang, Zeyi Liu, Jun Yuan:
Combination of Hardware and Software: An Efficient AES Implementation Resistant to Side-Channel Attacks on All Programmable SoC. ESORICS (1) 2018: 197-217

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.