default search action
Parth Parekh
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2023
- [j6]Fei Yuan, Parth Parekh, Yushi Zhou:
Bi-Directional Gated Ring Oscillator Time Integrator. IEEE Trans. Circuits Syst. I Regul. Pap. 70(9): 3461-3473 (2023) - [i2]Parth Parekh, Cedric McGuire, Jake Imyak:
Underwater Robotics Semantic Parser Assistant. CoRR abs/2301.12134 (2023) - 2022
- [j5]Parth Parekh, Fei Yuan, Yushi Zhou:
Gated Vernier delay line time integrator with applications in ΔΣ time-to-digital converter. Microelectron. J. 119: 105316 (2022) - [j4]Parth Parekh, Fei Yuan, Yushi Zhou:
Improved Metastability of True Single-Phase Clock D-Flipflops With Applications in Vernier Time-to-Digital Converters. IEEE Trans. Circuits Syst. I Regul. Pap. 69(3): 1102-1114 (2022) - [c8]Parth Parekh, Fei Yuan, Yushi Zhou:
Bi-Directional Gated Ring Oscillator Time Integrator for Time-Based Mixed-Signal Processing. MWSCAS 2022: 1-4 - [c7]Parth Parekh, Fei Yuan, Yushi Zhou:
All-Digital Bi-Directional Gated Ring Oscillator Time Integrator for Mixed-Mode Signal Processing. NEWCAS 2022: 25-29 - 2021
- [c6]Parth Parekh, Fei Yuan, Yushi Zhou:
Gated Vernier Delay Line Time Integrator for Time-Mode Signal Processing. MWSCAS 2021: 1082-1085 - 2020
- [j3]Fei Yuan, Parth Parekh:
Time-based all-digital Δ Σ time-to-digital converter with pre-skewed bi-directional gated delay line time integrator. IET Circuits Devices Syst. 14(1): 25-34 (2020) - [j2]Fei Yuan, Parth Parekh:
Analysis and Design of an All-Digital ∆Σ TDC via Time-Mode Signal Processing. IEEE Trans. Circuits Syst. II Express Briefs 67-II(6): 994-998 (2020) - [c5]Parth Parekh, Fei Yuan, Yushi Zhou:
Area/Power-Efficient True-Single-Phase-Clock D-Flipflops with Improved Metastability. MWSCAS 2020: 182-185 - [c4]Parth Parekh, Fei Yuan, Yushi Zhou:
All-Digital Time Integrator Using Bi-Directional Gated Vernier Delay Line. MWSCAS 2020: 321-324
2010 – 2019
- 2019
- [c3]Fei Yuan, Parth Parekh:
Time-Mode All-Digital Delta-Sigma Time-to-Digital Converter with Process Uncertainty Calibration. MWSCAS 2019: 489-492 - [c2]Fei Yuan, Parth Parekh:
All-Digital ∆Σ TDC with Current-Starved Bi-Directional Gated Delay Line Time Integrator. MWSCAS 2019: 493-496 - 2018
- [j1]Young Jun Park, Parth Parekh, Fei Yuan:
All-digital ΔΣ time-to-digital converter with Bi-Directional gated delay line time integrator. Microelectron. J. 81: 179-191 (2018) - [c1]Parth Parekh, Fei Yuan:
Power-Silicon Efficient All-Digital △Σ TDC with Differential Gated Delay Line Time Integrator. NEWCAS 2018: 191-194 - 2016
- [i1]Edward Yu, Parth Parekh:
A Bayesian Ensemble for Unsupervised Anomaly Detection. CoRR abs/1610.07677 (2016)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-25 05:48 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint