default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDJosé Luis Imaña
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
[j22]Daniel C. Lawo
, Raphael Frantz, Abraham Cano Aguilera, X. Arnal I Clemente, M. P. Podles, José Luis Imaña, Idelfonso Tafur Monroy, J. J. Vegas Olmos:
Falcon/Kyber and Dilithium/Kyber Network Stack on Nvidia's Data Processing Unit Platform. IEEE Access 12: 38048-38056 (2024)- [j21]Daniel C. Lawo, Rana Abu Bakar, Abraham Cano Aguilera, Filippo Cugini, José Luis Imaña, Idelfonso Tafur Monroy, Juan Jose Vegas Olmos:
Wireless and Fiber-Based Post-Quantum-Cryptography-Secured IPsec Tunnel. Future Internet 16(8): 300 (2024) - [j20]José Luis Imaña, Luis Piñuel, Yao-Ming Kuo, Oscar Ruano, Francisco Garcia-Herrero:
Efficient Low-Latency Multiplication Architecture for NIST Trinomials With RISC-V Integration. IEEE Trans. Circuits Syst. II Express Briefs 71(8): 3915-3919 (2024) - [c10]Daniel C. Lawo, Michal Podles, Raphael Frantz, Abraham Cano Aguilera, Dimosthenis Iliadis-Apostolidis, Jeronimo Sanchez, Sokol Kosta, Idelfonso Tafur Monroy, José Luis Imaña, J. J. Vegas Olmos:
The zero-tax data center: a use case through quantum resilient communications. ICTON 2024: 1-4 - [c9]Abraham Cano Aguilera, Rana Abu Bakar, Faris Alhamed, Carlos Rubio Garcia, José Luis Imaña, Idelfonso Tafur Monroy, Filippo Cugini, J. J. Vegas Olmos:
First Line-rate End-to-End Post-Quantum Encrypted Optical Fiber Link Using Data Processing Units (DPUs). OFC 2024: 1-3 - 2023
- [j19]José Luis Imaña, Siemen Dhooghe:
Domain-oriented masked bit-parallel finite-field multiplier against side-channel attacks. Inf. Process. Lett. 182: 106395 (2023) - [j18]José Luis Imaña, Nikolay S. Kaleyski, Lilya Budaghyan:
Hardware architecture of Dillon's APN permutation for different primitive polynomials. Microprocess. Microsystems 103: 104945 (2023) - 2022
- [j17]José Luis Imaña, Pengzhou He, Tianyou Bao, Yazheng Tu, Jiafeng Xie:
Efficient Hardware Arithmetic for Inverted Binary Ring-LWE Based Post-Quantum Cryptography. IEEE Trans. Circuits Syst. I Regul. Pap. 69(8): 3297-3307 (2022) - [j16]Jiafeng Xie, Pengzhou He, Xiaofang Wang, José Luis Imaña:
Efficient Hardware Implementation of Finite Field Arithmetic $AB+C$AB+C for Binary Ring-LWE Based Post-Quantum Cryptography. IEEE Trans. Emerg. Top. Comput. 10(2): 1222-1228 (2022) - [c8]Tianyou Bao, José Luis Imaña, Pengzhou He, Jiafeng Xie:
Work-in-Progress: High-Performance Systolic Hardware Accelerator for RBLWE-based Post-Quantum Cryptography. CODES+ISSS 2022: 5-6 - [c7]José Luis Imaña, Lilya Budaghyan, Nikolay S. Kaleyski:
Decomposition of Dillon's APN Permutation with Efficient Hardware Implementation. WAIFI 2022: 250-268 - 2021
- [j15]José Luis Imaña:
Optimized reversible quantum circuits for ${\mathbb {F}}_{2^8}$ multiplication. Quantum Inf. Process. 20(1): 27 (2021) - [j14]José Luis Imaña:
LFSR-Based Bit-Serial GF(2m) Multipliers Using Irreducible Trinomials. IEEE Trans. Computers 70(1): 156-162 (2021) - [j13]José Luis Imaña:
Low-Delay FPGA-Based Implementation of Finite Field Multipliers. IEEE Trans. Circuits Syst. II Express Briefs 68(8): 2952-2956 (2021) - 2020
- [j12]José Luis Imaña, Ignacio Luengo:
High-throughput architecture for post-quantum DME cryptosystem. Integr. 75: 114-121 (2020) - [c6]José Luis Imaña, Ignacio Luengo:
FPGA Implementation of Post-Quantum DME Cryptosystem. FCCM 2020: 209
2010 – 2019
- 2018
- [j11]José Luis Imaña:
Fast Bit-Parallel Binary Multipliers Based on Type-I Pentanomials. IEEE Trans. Computers 67(6): 898-904 (2018) - [c5]José Luis Imaña:
Reconfigurable implementation of GF(2m) bit-parallel multipliers. DATE 2018: 893-896 - [c4]José Luis Imaña:
Efficient FPGA Implementation of Binary Field Multipliers Based on Irreducible Trinomials. FCCM 2018: 222 - 2016
- [j10]José Luis Imaña:
High-Speed Polynomial Basis Multipliers Over GF(2m) for Special Pentanomials. IEEE Trans. Circuits Syst. I Regul. Pap. 63-I(1): 58-69 (2016) - 2013
- [j9]José Luis Imaña, Román Hermida, Francisco Tirado:
Low complexity bit-parallel polynomial basis multipliers over binary fields for special irreducible pentanomials. Integr. 46(2): 197-210 (2013) - [j8]Gustavo Sutter, Jean-Pierre Deschamps, José Luis Imaña:
Efficient Elliptic Curve Point Multiplication Using Digit-Serial Binary Field Operations. IEEE Trans. Ind. Electron. 60(1): 217-225 (2013) - 2012
- [j7]José Luis Imaña:
Efficient Polynomial Basis Multipliers for Type-II Irreducible Pentanomials. IEEE Trans. Circuits Syst. II Express Briefs 59-II(11): 795-799 (2012) - 2011
- [j6]José Luis Imaña:
Low Latency GF(2m) Polynomial Basis Multiplier. IEEE Trans. Circuits Syst. I Regul. Pap. 58-I(5): 935-946 (2011) - [j5]Gustavo Sutter, Jean-Pierre Deschamps, José Luis Imaña:
Modular Multiplication and Exponentiation Architectures for Fast RSA Cryptosystem Based on Digit Serial Computation. IEEE Trans. Ind. Electron. 58(7): 3101-3109 (2011) - 2010
- [j4]José Luis Imaña:
Probabilistic Verification over GF(2m) Using Mod2-OBDDs. Intell. Inf. Manag. 2(2): 95-103 (2010) - [c3]Gustavo Sutter, Jean-Pierre Deschamps, José Luis Imaña:
Efficient FPGA Modular Multiplication and Exponentiation Architectures Using Digit Serial Computation. FPL 2010: 496-501
2000 – 2009
- 2008
- [e1]Joachim von zur Gathen, José Luis Imaña, Çetin Kaya Koç:
Arithmetic of Finite Fields, 2nd International Workshop, WAIFI 2008, Siena, Italy, July 6-9, 2008, Proceedings. Lecture Notes in Computer Science 5130, Springer 2008, ISBN 978-3-540-69498-4 [contents] - 2006
- [j3]José Luis Imaña, Juan Manuel Sánchez, Francisco Tirado:
Bit-Parallel Finite Field Multipliers for Irreducible Trinomials. IEEE Trans. Computers 55(5): 520-533 (2006) - [j2]José Luis Imaña, Román Hermida, Francisco Tirado:
Low Complexity Bit-Parallel Multipliers Based on a Class of Irreducible Pentanomials. IEEE Trans. Very Large Scale Integr. Syst. 14(12): 1388-1393 (2006) - [j1]José Luis Imaña, Juan Manuel Sánchez:
Efficient Reconfigurable Implementation of Canonical and Normal Basis Multipliers Over Galois Fields GF(2m) Generated by AOPs. J. VLSI Signal Process. 42(3): 285-296 (2006) - 2004
- [c2]José Luis Imaña:
Reconfigurable implementation of bit-parallel multipliers over GF(2m) for two classes of finite fields. FPT 2004: 287-290 - 2003
- [c1]José Luis Imaña, Juan Manuel Sánchez:
A New Reconfigurable-Oriented Method for Canonical Basis Multiplication over a Class of Finite Fields GF(2m). FPL 2003: 1127-1130
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-16 20:33 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
