"A Novel Implementation of Ternary Decoder Using CMOS DPL Binary Gates."

Ramzi A. Jaber et al. (2018)

Details and statistics

DOI: 10.1109/ACIT.2018.8672698

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

a service of  Schloss Dagstuhl - Leibniz Center for Informatics