"Multiple-Loop Analysis and Design for Fast-Transient Capacitor-less LDO ..."

Peijuan Ju, Qisong Wu, Dixian Zhao (2024)

> Home

Details and statistics

DOI: 10.1109/APCCAS62602.2024.10808398

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/JuWZ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/JuWZ24
Peijuan Ju, Qisong Wu, Dixian Zhao:
Multiple-Loop Analysis and Design for Fast-Transient Capacitor-less LDO with Dual-Path Compensation and Zero-Pole placement in 65-nm CMOS. APCCAS 2024: 382-386

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.