"A high performance vertical Si nanowire CMOS for ultra high density circuits."

Satish Maheshwaram, Gaurav Kaushal, S. K. Manhas (2010)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2010.5775005

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/MaheshwaramKM10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/MaheshwaramKM10
Satish Maheshwaram, Gaurav Kaushal, S. K. Manhas:
A high performance vertical Si nanowire CMOS for ultra high density circuits. APCCAS 2010: 1219-1222

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.