"A Low-Latency DMR Architecture with Efficient Recovering Scheme Exploiting ..."

Go Matsukawa et al. (2014)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-13

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/arcs/MatsukawaNKSSOKYY14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arcs/MatsukawaNKSSOKYY14
Go Matsukawa, Yohei Nakata, Yuta Kimi, Yasuo Sugure, Masafumi Shimozawa, Shigeru Oho, Hiroshi Kawaguchi, Masahiko Yoshimoto:
A Low-Latency DMR Architecture with Efficient Recovering Scheme Exploiting Simultaneously Copiable SRAM. ARCS Workshops 2014: 1-5

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.