Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"An efficient embedded multi-ported memory architecture for next-generation ..."

S. Navid Shahrouzi, Darshika G. Perera (2017)

> Home

Details and statistics

DOI: 10.1109/ASAP.2017.7995263

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  authority control:
- export record
  dblp key:
  - conf/asap/ShahrouziP17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asap/ShahrouziP17
S. Navid Shahrouzi, Darshika G. Perera:
An efficient embedded multi-ported memory architecture for next-generation FPGAs. ASAP 2017: 83-90

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.