"A scheduling and binding heuristic for high-level synthesis of ..."

Aniruddha Shastri, Greg Stitt, Eduardo Riccio (2015)

> Home

Details and statistics

DOI: 10.1109/ASAP.2015.7245735

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/asap/ShastriSR15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asap/ShastriSR15
Aniruddha Shastri, Greg Stitt, Eduardo Riccio:
A scheduling and binding heuristic for high-level synthesis of fault-tolerant FPGA applications. ASAP 2015: 202-209

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.