"Auxiliary testability design schemes for CMOS DACs with ultrahigh sampling ..."

Bao Li, Long Zhao, Yuhua Cheng (2017)

> Home

Details and statistics

DOI: 10.1109/ASICON.2017.8252405

access: closed

type: Conference or Workshop Paper

metadata version: 2022-09-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/LiZC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/LiZC17
Bao Li, Long Zhao, Yuhua Cheng:
Auxiliary testability design schemes for CMOS DACs with ultrahigh sampling rates. ASICON 2017: 36-39

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.