"Physical verification flow for hierarchical analog ic design constraints."

Volker Meyer zu Bexten et al. (2015)

Details and statistics

DOI: 10.1109/ASPDAC.2015.7059047

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics