"Automatic timing-coherent transactor generation for mixed-level simulations."

Li-Chun Chen, Hsin-I Wu, Ren-Song Tsay (2015)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2015.7059072

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/ChenWT15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ChenWT15
Li-Chun Chen, Hsin-I Wu, Ren-Song Tsay:
Automatic timing-coherent transactor generation for mixed-level simulations. ASP-DAC 2015: 588-593

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.