"A RTL Testability Analyzer Based on Logical Virtual Prototyping."

Yu Huang et al. (2007)

> Home

Details and statistics

DOI: 10.1109/ATS.2007.82

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ats/HuangMCA07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/HuangMCA07
Yu Huang, Nilanjan Mukherjee, Wu-Tung Cheng, Greg Aldrich:
A RTL Testability Analyzer Based on Logical Virtual Prototyping. ATS 2007: 121-124

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.