"Handling Clock-Domain Crossings in Dual Clock-Edge Logic for DFx Features."

Amitava Majumdar, Balakrishna Jayadev (2018)

Details and statistics

DOI: 10.1109/ATS.2018.00018

access: closed

type: Conference or Workshop Paper

metadata version: 2024-04-18

a service of  Schloss Dagstuhl - Leibniz Center for Informatics